

In accordance with the specifications of CECC 30700 and NF C 83132 standards

# **FEATURES**

- Radial conformal coated capacitors
- NPO, BX, 2C1, X7R dielectrics
- Capacitance range: 1pF to 6.8µF
- RoHS and Non RoHS compliant capacitors available

# PHYSICAL CHARACTERISTICS

#### CONSTRUCTION

Leaded MLCC capacitors for through-hole mounting: Epoxy molded capacitors

### MARKING

Capacitance, tolerance, voltage, dielectric, date code.

# **ELECTRICAL SPECIFICATIONS**

Description	NPO	вх	2C1	X7R					
Dielectric code	CE	СХ	CN	XR					
Operating temperature	−55°C to -	−55°C to +125°C							
Climatic category	55 / 125	5/56							
Rated voltage (U <sub>RC</sub> )	25V <sub>DC</sub> to !	500V <sub>DC</sub>							
Max. $\triangle C/^{\circ}C$ over temperature range without DC voltage applied	NA NA	± 15%	± 15%	±15%					
$\label{eq:maximum} \begin{tabular}{ll} Maximum $\triangle C / ^{\circ} C$ over temperature range with rated voltage applied \end{tabular}$	NA	+15% -25%	+15% -30%	NA					
Temperature coefficient with or without DC voltage applied	(0±30)ppm/°C	NA	NA	NA					
Dielectric withstanding voltage	2.5 U	J <sub>RC</sub>							
Capacitance	@ 1MHz for $C \le 1,000pF$ @ 1kHz for $C > 1,000pF$	<ul><li>@ 1MHz for C ≤ 100pF</li><li>@ 1kHz for C &gt; 100pF</li></ul>							
Dissipation factor @ 25°C	$ \begin{split} & \leq 0.015 \text{ (}150/\text{C} + 7\text{)}\% \text{ @ }1\text{MHz for C} \leq 50\text{pF} \\ & \leq & 0.15\% \text{ @ }1\text{MHz for 50pF} < \text{C} \leq & 1,000\text{pF} \\ & \leq & 0.15\% \text{ @ }1\text{kHz for C} > & 1,000\text{pF} \end{split} $	$\leq 2.5\% \ @ 1 \text{MHz for } \text{U} \leq 100 \text{pF}$ $\leq 2.5\% \ @ 1 \text{kHz for } \text{U} \leq 100 \text{pF}$							
Insulation resistance @ 25°C	vulation resistance @ 25°C $\geq$ 100,000 M $\Omega$ for C $\leq$ 10nF $\geq$ 1,000 M $\Omega$ , $\mu$ F for C > 10nF								
Aging	None	≤ 2.5	5% per decade	hour					

# **HOW TO ORDER**


T	CE	77-1	W	F	2.7nF	10%	50V	В
Series	Dielectric	Size	RoHS compliant	Quality level	Capacitance	Tolerance	Rated voltage	Packaging
T = Radial leaded, conformal coated capacitor	CE = NPO CX = BX CN = 2C1 XR = X7R	77-1 77-5 78-1 78-5 79-5 80-5 76-5	- = No RoHS  W = RoHS  compliant	- = standard quality level  F = Hi-Rel quality: screening in accordance with Exxelia specification	Capacitance value in clear	NPO: cap. value ≤ 12pF ±0.25pF cap. value ≤ 8.2pF ±1.5pF ±1.pF cap. value > 22pF ±1% cap. value > 12pF ±2% cap. value > 8.2pF ±5% ±10% cap. value > 3.9pF ±20%  Available for BX, 2C1 and X7R: ±5% ±10% ±20%	25V 50V 63V 100V 200V 250V 500V Intermediary and higher voltages available on request.	- = Exxelia packaging Available for quantity ≥ 500: B = reel



# Radial Dipped Capacitors

# TCE/TCX/TCN/TXR Conformal Coated Series

# DIMENSIONS in inches (mm)



# STANDARD RATINGS

	Size	7	7-1	7	7-5	7	8-1	78	-5
	W max.		229 5.8)		209 5.3)		276 7)	0.256 (6.5)	
sions (mm)	T max.	0.	099 2.5)		.099 2.5)	0.123 (3.1)		0.123 (3.1)	
Dimensions inches (mm)	X ± 0.008 (± 0.2)		0.2 (.08)	0.1 (2.54)		(	0.2		1 54)
	0 ± 10%		.024 D.6)		0.024			0.024 (0.6)	
Die	electric	NPO	вх	201	X7R	NPO	вх	2C1	X7R
Diele	ctric code	CE	CX	CN	XR	CE	СХ	CN	XR
Min.	Cap. value	1pF		22pF		1pF		22pF	
	25V	5.6nF	150nF	180nF	180nF	33nF	820nF	1μF	1μF
C)	50V	2.7nF	39nF	56nF	82nF	15nF	220nF	390nF	470nF
se (U	63V	2.2nF	27nF	39nF	56nF	12nF	150nF	220nF	330nF
oltag	100V	1.2nF	10nF	18nF	33nF	6.8nF	56nF	120nF	180nF
9		<u> </u>							
ated vo	200V	390pF	2.2nF	3.9nF	8.2nF	2.2nF	12nF	27nF	47nF
Rated voltage (U <sub>RC</sub> )	200V 250V			3.9nF 2.8nF	8.2nF 4.7nF	2.2nF 1.2nF	12nF 8.2nF	27nF 18nF	47nF 33nF

	Size		79	9-5			80	)-5			76-	·5	
	W max.			378 .6)				.77 .1]		0.56 (14.2)			
sions (mm)	T max.		0.	.8)			0.	15 .8)		0.197			
Dimensions inches (mm)	X ± 0.008 (± 0.2)	0.2 (5.08)			0.2 (5.08)				0.4* [10.16]*				
	0 ± 10%	0.024 (0.6)				0.0 (0)			0.024** (0.6)**				
Die	electric	NPO	вх	2C1	X7R	NPO	вх	2C1	X7R	NPO	вх	2C1	X7R
Diele	ctric code	CE	CX	CN	XR	CE	CX	CN	XR	CE	CX	CN	XR
Min. (	Cap. value	1nF		4.7nF		3.9nF		12nF		8.2nF		33nF	
	25V	82nF	2.2µF	2.2µF	2.2µF	150nF	3.9µF	3.9µF	3.9µF	270nF	6.8µF	6.8µF	6.8µF
ري (	50V	56nF	1.2µF	1.5µF	1.5µF	100nF	2.7µF	2.7µF	2.7µF	180nF	4.7μF	4.7μF	4.7μF
Rated voltage (U <sub>RC</sub> )	63V	47nF	820nF	1μF	1.2μF	100nF	1.5µF	2.2µF	2.2µF	150nF	2.7µF	4.7μF	3.9µF
roltag	100V	27nF	270nF	560nF	820nF	56nF	560nF	1.2µF	1.2µF	100nF	1.2µF	2.2µF	2.2µF
ated \	200V	10nF	82nF	150nF	220nF	27nF	180nF	330nF	390nF	56nF	390nF	680nF	820nF
- 22	250V	68nF	47nF	100nF	150nF	15nF	100nF	220nF	220nF	39nF	270nF	470nF	560nF
	500V	3.3nF	6.8nF	18nF	33nF	6.8nF	15nF	39nF	56nF	15nF	47nF	100nF	120nF

<sup>\*</sup> X = 0.2" (5.08mm) for Cr  $\le$  1 $\mu$ F - 50V and Cr  $\le$  680nF - 100V \*\* T max = 0.273" (6mm) for Cr  $\ge$  3.3 $\mu$ F - 50V

Available capacitance values:

NPO: E6, E12, E24, E48, E96 (see page xx). Specific values upon request.

X7R: E6, E12, E24 (see page xx). Specific values upon request.

The above table defines the standard products, other components may be built upon request.



# General Information NPO/COG (Class 1)

## **COMPOSITION**

NPO capacitors are produced by using a dielectric made of titanium dioxide (Ti  $O_2$ ) modified by magnesium oxide Mg O (white ceramics) or a rare earth oxide, e.g.  $Nd_2O_3$  (other NPO ceramics).

As a consequence, these ceramics are non ferro-electric materials with a low dielectric constant ( $\varepsilon_r \le 110$ ).

Other additives are used to dope the dielectric constant up to 300. Though derogating from CG class, doped dielectric constant features a linear temperature drift and a matchless stability compared with class 2 ceramics.

The wide range of possible NPO dielectric compositions enables to use the material best suited to the application:

- standard applications,
- high voltage,
- high temperature,
- · microwave,
- · power capacitors.

«Temperature coefficient» compositions are particularly suitable for impedance matching. These ceramics usually enable to achieve temperature coefficients from 0 to  $-1000 \, \text{ppm/°C}$ . For specific requirements, other coefficients can be achieved (e.g.  $-3300 \, \text{ppm/°C}$ ).

### **STABILITY**

As £r is low, these dielectrics are extremely stable with only minor changes under such stresses as:

- temperature,
- voltage,
- frequency.

In addition, they are not affected by piezo-electric phenomena and their dielectric absorption coefficients are low and even non measurable for dielectrics with the lowest constants

## **MECHANICAL PROPERTIES**

Class 1 ceramics are the perfect match for metallic electrodes made of Pd or Ag-Pd alloy and have a high hardness and mechanical toughness making them resistant to thermal shocks (wave soldering for instance) and to thermal cycling after mounting on substrates having an expansion coefficient close to the capacitor one.

Ceramic chips meet CECC 32100 and NF C 93133 standards.

## **CLIMATIC CATEGORIES**

Climatic categories are identified by three-digit codes as per NF C 20700 standard. Coding method is described in table 6.

e.g. :  $-55^{\circ}$ C +  $125^{\circ}$ C / 56 days category is identified by code 434.


### **TEMPERATURE COEFFICIENT**

Tempe	Temperature coefficient k $\Theta$ (ppm/°C)									
kθ	Tolerances	Code letter								
+ 100	± 30	AG								
0	± 30	CG								
- 33	± 30	HG								
<b>– 75</b>	± 30	LG								
<b>- 150</b>	± 30	PG								
- 220	± 30	RG								
- 330	± 60	SH								
<b>- 470</b>	± 60	TH								
<b>– 750</b>	± 120	UJ								
- 1 000	± 250	ФК								




# General Information NPO/COG (Class 1)


#### **IMPEDANCE VERSUS FREQUENCY**




#### **CAPACITANCE CHANGE VERSUS TEMPERATURE**




#### **DISSIPATION FACTOR VERSUS TEMPERATURE**




#### **DISSIPATION FACTOR VERSUS FREQUENCY**



#### IR VERSUS TEMPERATURE



#### TYPICAL FAILURE RATE VERSUS TEMPERATURE





# General Information X7R (Class 2)

## COMPOSITION

Class 2 capacitors are produced by using a dielectric made of barium titanate (Ba  $Ti \ O_3$ ). By nature, the dielectric is a ferroelectric compound with a high dielectric constant usually varying:

- from 1000 to 5000 typical of capacitors meeting 2C1 type specifications [BX, X7R],
- from 5000 to 15000 typical of capacitors meeting Z5U or Y5V type specifications

Depending on whether the dielectric contains a flux additive, mainly bismuth or boron, electrodes are made of Ag-Pd alloys with high silver content or high palladium content, even pure palladium in some cases.

# **STABILITY**

As the dielectric is a ferro-electric material, class 2 capacitors present significant variations under such stresses as:

- temperature,
- voltage,
- frequency.

In addition, the dielectric absorption coefficient can reach a few % and piezoelectric phenomena can affect the dielectric at critical frequencies (full information and specific documents available on request).

### **MECHANICAL PROPERTIES**

Class 2 dielectrics are hard materials and are sensitive to thermo-mechanical stress. Stress should be limited when mounting and adequate substrates with an adapted expansion coefficient used.

### **BISMUTH OR BISMUTH FREE DIELECTRICS**

Class 2 capacitors are made of ceramics capable to embed a flux element (e.g. bismuth or boron salt). Their eventual use will affect the choice of electrode alloys firing temperature used. Capacitor behavior under such constraints as temperature, voltage, frequency and even reliability, in some applications (further information available on request), is also different.

That is why French and European standard authorities have decided to differentiate bismuth from bismuth free ceramics by measuring tangent  $\delta$  at  $-55^{\circ}$ C. Tangent Tg  $\delta$  ( $-55^{\circ}$ C)  $350.10^{-4}$  in flux free dielectrics.

Flux free dielectrics are identified by suffix «A» after capacitor type (e.g. CNC2A).


### CAPACITANCE/TEMPERATURE RELATIONSHIP

Capacitance variations are defined within a specified temperature range, + 20°C being the reference temperature. This characteristic is expressed by associating the temperature range and capacitance stability.

Stability category	Max. capacitance variation (%) with reference to capacitance at 20℃					
Code letter	Without voltage	At rated DC voltage (U <sub>DC</sub> )				
В	± 10	+ 10- 15				
С	± 20	+ 20 – 30				
D	+ 20 – 30	+ 20 – 40				
Е	+ 20 – 55	+ 20 – 65				
R	+ 15 – 15	Not applicable				
Х	+ 15 – 15	+ 15 – 25				

Temperature category							
Code	Temperature range						
1	− 55°C +125°C						
2	− 55°C + 85°C						
4	− 25°C + 85°C						


#### **CAPACITANCE CHANGE VERSUS FREQUENCY**






# General Information X7R (Class 2)


### IMPEDANCE VERSUS FREQUENCY




### **DISSIPATION FACTOR VERSUS TEMPERATURE**




#### IR VERSUS TEMPERATURE




#### **DISSIPATION FACTOR VERSUS FREQUENCY**



#### **CAPACITANCE CHANGE VERSUS TEMPERATURE**




#### TYPICAL FAILURE RATE VERSUS TEMPERATURE






# **Ceramic Capacitors Technology**

## **MLCC STRUCTURE**



# **EQUIVALENT CIRCUIT**

Capacitor is a complex component combining resistive, inductive and capacitive phenomena. A simplified schematic for the equivalent circuit is:



## **DIELECTRIC CHARACTERISTICS**

**Insulation Resistance (IR)** is the resistance measured under DC voltage across the terminals of the capacitor and consists principally of the parallel resistance shown in the equivalent circuit. As capacitance values and hence the area of dielectric increases, the IR decreases and hence the product (C x IR) is often specified in  $\Omega$ .F or  $M\Omega.\mu$ E.

**The Equivalent Series Resistance (ESR)** is the sum of the resistive terms which generate heating when capacitor is used under AC voltage at a given frequency (f).

**Dissipation factor (DF)** is the ration of the apparent power input will turn to heat in the capacitor:

#### $DF = 2\pi \, f \, C \, ESR$

When a capacitor works under AC voltage, **heat power loss (P)**, expressed in Watt, is equal to:

#### $P = 2\pi f C V rms^2 DF$

The series inductance (Ls) is due to the currents running through the electrodes. It can distort the operation of the capacitor at high frequency where the impedance (Z) is given as:

$$Z = Rs + j (Ls.\omega - 1/(C.\omega))$$
 with  $\omega = 2\pi f$ 

When frequency rises, the capacitive component of capacitors is gradually canceled up to the resonance frequency, where:

#### Z = Rs and $LsC.\omega^2 = 1$

Above this frequency the capacitor behaves like an inductor.

	P100	NPO	N2200 (C4xx)	вх	2C1	X7R	
Dielectric material	Porcelain	Magnesium titanate or Neodynium baryum titanate	Barium zirconate titanate	Barç	Baryum titanate (BaTiO <sub>3</sub> )		
Dielectric constant	15 – 18	20 – 85	450	2,000 – 5,000			
Electrode technology	PME (Precious Metal Electrodes): Ag/Pd						
Capacitance variation between –55° C and +125/° C without DC voltage	(400 + 30) #6	(0 + 20)	(-2,200±500) ppm/°C	±15%	±20%	±15%	
Capacitance variation between –55° C and +125/° C with DC rated voltage	(100±30)ppm/°C	(0±30)ppm/°C	0 -15%	15% –25%	20% –30%	Not applicable	
Piezo-electric effect		None	None	Yes			
Dielectric absorption		None	Few %	Few %			
Thermal shock sensitive		+	+	++			


# Ceramic Capacitors Technology

# **MANUFACTURING STEPS**



A slurry, a mix of ceramic powder, binder and solvents, is poured onto conveyor belt inside a drying oven, resulting in a dry ceramic sheet.

**TERMINATIONS** 



**ELECTRODE SCREEN PRINTING** 

The electrode ink, made from a metal powder mixed with solvents, is printed onto the ceramic sheets using a screen printing process.

**SINTERING** 



**STACKING** 


The sheets with electrode printed are stacked to create a multilayer structure.



Each terminal of the capacitor is dipped in the termination ink, mix of metal powder, solvents and glass frit and the parts are fired in an oven.



The parts are sintered in an oven with a precise temperature profile which is very important to the characteristics of the capacitors.




**PRESSING** 

Pressure is applied to the stack to fuse all the separate layers, this created a monolithic structure.












Stacking + leads soldering + encapsulation [see pages 10-11]





### SMD TERMINATIONS

						Re	ecommended n	nounting proce	ss		
NON RoHS Compliant	Code	Rohs Compliant	Code	Magnetic	Epoxy bonding	Iron soldering	Wave soldering	Vapor phase soldering	Infrared soldering	Wire bonding	Storage (months)*
Ag	Q	Ag	QW/P	No	•	•	•	•			18
Ag/Pd/Pt	-	Ag/Pd/Pt	W/A	No	•	•	•				24
Ag + Ni + dipped Sn/Pb 60/40	T**	-	-	No		•	•	•	•		24
Ag/Pd/Pt + dipped Sn/Pb 60/40	н	Ag/Pd/Pt + dipped Sn	нw	No		•					24
Ag + Ni + electrolytic Sn/Pb 95/5	С	Ag + Ni + electrolytic Sn	CW/S	Yes		•	•	•	•		18
Ag + Ni + electrolytic Sn/Pb 60/40	D	-	-	Yes		•	•	•	•		18
-	-	Ag + Cu + electrolytic Sn	С	No		•	•	•	•		18
Ag + Ni + dipped Sn/Pb 60/40	E	Ag + Ni + electrolytic Sn	EW	Yes		•	•				24
Ag + Ni + Au	G	Ag + Ni + Au	GW	Yes	•	•	•	•	•	•	36
Ag + Polymer + Ni + Sn/Pb 95/5	YC	Ag + Polymer + Ni + Sn	YCW	Yes		•	•	•	•		18
Ag + Polymer + Ni + Sn/Pb 60/40	YD	-	-	Yes		•	•	•	•		18
Ag + Polymer + Ni + Au	YG	Ag + Polymer + Ni + Au	YGW	Yes	•	•	•	•	•	•	36

Nickel (Ni) or Copper (Cu) barriers amplify thermal shock and are not recommended for chip sizes larger than 3030.

# **SMD ENVIRONMENTAL TESTS**

Ceramic chip capacitors for SMD are designed to meet test requirements of **CECC 32100** and **NF C 93133** standards as specified below in compliance with NF C 20700 and IEC 68 standards:

- Solderability: **NF C 20758,** 260° C, bath 62/36/2.
- Adherence: 5N force.
- Vibration fatigue test: NF C 20706, 20 g, 10 Hz to 2,000 Hz, 12 cycles of 20 minutes each.
- Rapid temperature change: NF C 20714,  $-55^{\circ}$  C to  $+125^{\circ}$  C, 5 cycles.
- Combined climatic test: IEC 68-2-38.
- Damp heat: **NF C 20703,** 93 %, H.R., 40° C.
- Endurance test: 1,000 hours, 1.5  $U_{RC}$ , 125° C.

# STORAGE OF CHIP CAPACITORS

# STORAGE IN INDUSTRIAL ENVIRONMENT:

- 2 years for tin dipped chip capacitors,
- 18 months for tin electroplated chip capacitors,
- 2 years for non tinned chip capacitors,
- 3 years for gold plated chip capacitors.

# STORAGE IN CONTROLLED NEUTRAL NITROGEN ENVIRONMENT:

- 4 years for tin dipped or electroplated chip capacitors,
- 4 years for non tinned chip capacitors,
- 5 years for gold plated chip capacitors.


Storage duration should be considered from delivery date and not from batch manufacture date. The tests carried out at final acceptance stage (solderability, susceptibility to solder heat) enable to assess the compatibility to surface mounting of the chips.



<sup>\*</sup> Storage must be in a dry environment at a temperature of 20° C with a relative humidity below 50%, or preferably in a package enclosing a desiccant.

<sup>\*\*</sup> Maintenance only.


# **LEAD STYLES**







### SOLDERING ADVICES FOR REFLOW SOLDERING



Large chips above size 2225 are not recommended to be mounted on epoxy board due to thermal expansion coefficient mismatch between ceramic capacitor and epoxy. Where larger sizes are required, it is recommended to use components with ribbon or other adapted leads so as to absorb thermo-mechanical strains.

Dimensions			Reflow s	oldering			Wave soldering					
in inches (in mm)			l <sub>i</sub>		l <sub>2</sub>		l <sub>3</sub>					
0402	0.043	[1.1]	0.035	(0.9)	0.012	(0.3)	0.043	[1.1]	0.047	[1.2]	0.012	(0.3)
0403	0.055	[1.4]	0.035	(0.9)	0.012	(0.3)	0.055	[1.4]	0.047	[1.2]	0.012	(0.3)
0504	0.063	[1.6]	0.051	[1.3]	0.016	(0.4)	0.063	[1.6]	0.063	[1.6]	0.016	(0.4)
0603	0.055	[1.4]	0.059	[1.5]	0.02	(0.5)	0.055	[1.4]	0.071	[1.8]	0.02	(0.5)
0805	0.073	[1.85]	0.065	(1.65)	0.024	(0.6)	0.073	[1.85]	0.077	[1.95]	0.024	(0.6)
0907	0.094	[2.4]	0.065	[1.65]	0.035	(0.9)	0.094	[2.4]	0.077	[1.95]	0.035	(0.9)
1005	0.073	[1.85]	0.067	[1.7]	0.039	[1]	0.073	[1.85]	0.079	(2)	0.039	[1]
1206	0.083	[2.1]	0.067	[1.7]	0.059	[1.5]	0.083	[2.1]	0.079	(2)	0.059	[1.5]
1210	0.118	(3)	0.069	(1.75)	0.059	[1.5]	0.118	(3)	0.081	(2.05)	0.059	[1.5]
1605	0.073	[1.85]	0.071	[1.8]	0.087	(2.2)	0.073	[1.85]	0.083	[2.1]	0.087	[2.2]
1806	0.087	[2.2]	0.073	[1.85]	0.102	(2.6)	0.087	[2.2]	0.085	(2.15)	0.102	(2.6)
1812	0.152	(3.85)	0.073	(1.85)	0.102	(2.6)	0.152	(3.85)	0.085	(2.15)	0.102	(2.6)
1825	0.281	(7.15)	0.073	[1.85]	0.102	(2.6)	0.281	(7.15)	0.085	(2.15)	0.102	[2.6]
2210	0.13	(3.3)	0.079	(2)	0.146	(3.7)	0.13	(3.3)	0.091	[2.3]	0.146	(3.7)
2220	0.228	[5.8]	0.079	(2)	0.146	(3.7)	0.228	(5.8)	0.091	(2.3)	0.146	(3.7)
2225	0.281	(7.15)	0.079	(2)	0.146	(3.7)	0.281	(7.15)	0.091	[2.3]	0.146	(3.7)

### RECOMMENDED FOOTPRINT FOR SMD CAPACITORS


Ceramic is by nature a material which is sensitive both thermally and mechanically. Stresses caused by the physical and thermal properties of the capacitors, substrates and solders are attenuated by the leads.

Wave soldering is unsuitable for sizes larger than 2220 and for the higher ends of capacitance ranges due to possible thermal shock (capacitance values given upon request).


Infrared and vapor phase reflow, are preferred for high reliability applications as inherent thermo-mechanical strains are lower than those inherent to wave soldering.

Whatever the soldering process is, it is highly recommended to apply a thermal cycle, see hereafter our recommended soldering profile:


### RECOMMENDED VAPOR PHASE REFLOW PROFILE



### RECOMMENDED IR REFLOW PROFIL



### RECOMMENDED WAVE SOLDERING PROFILE



## **SOLDERING ADVICES FOR IRON SOLDERING**

Attachment with a soldering iron is discouraged due to ceramic brittleness and the process control limitations. In the event that a soldering iron must be used, the following precautions should be observed:

- Use a substrate with chip footprints big enough to allow putting side by side
  one end of the capacitor and the iron tip without any contact between this tip
  and the component,
- place the capacitor on this footprint,
- heat the substrate until the capacitor's temperature reaches 150° C minimum (preheating step, maximum 1°C per second),
- place the hot iron tip (a flat tip is preferred) on the footprint **without touching the capacitor.** Use a regulated iron with a 30 watts maximum power. The recommended temperature of the iron is 270  $\pm$  10° C. The temperature gap between the capacitor and the iron tip must not exceed 120° C,

- leave the tip on the footprint for a few seconds in order to increase locally the footprint's temperature,
- use a cored wire solder and put it down on the iron tip. In a preferred way use Sn/Pb/Ag 62/36/2 alloy,
- wait until the solder fillet is formed on the capacitor's termination,
- take away iron and wire solder,
- wait a few minutes so that the substrate and capacitor come back down to the preheating temperature,
- solder the second termination using the same procedure as the first,
- let the soldered component cool down slowly to avoid any thermal shock.

## **PACKAGING**

#### TAPE AND REEL

The films used on the reels correspond to standard IEC 60286-3. Films are delivered on reels in compliance with document IEC 286-3 dated 1991.

Minimum quantity is 250 chips.


Maximum quantities per reel are as follows:

- Super 8 reel 0 180: 2,500 chips.
- Super 8 reel 0 330: 10,000 chips.
- Super 12 reel 0 180: 1,000 chips.

Reel marking complies with CECC 32100 standard:

- Model.
- Rated capacitance.
- Capacitance tolerance.
- Rated voltage.
- Batch number.

#### TRAY PACKAGES



#### **DIMENSIONAL CHARACTERISTICS OF CHIPS TRAY PACKAGES**

C:	Nr. of chips/	Outsucted abins		Dim	ensions in inches (in n	nsions in inches (in mm)			
Sizes	package	Oriented chips	A	В	С	D	E		
0402	100	No		0 0.112 (0 3.02)		0.167 (4.24)	2 (50.8)		
0403	100	No		0.112 3.02)	0.065 (1.65)	0.167 (4.24)	2 (50.8)		
0504	100	Yes	0.059 (1.5)	0.045 (1.14)	0.035 (0.89)	0.167 (4.24)	2 (50.8)		
0603	340	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)		
0805	100	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)		
1206	100	No	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)		
1210	100	Yes	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)		
1812	100	No	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 (101.6)		
1012	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)		
2220	100	Yes	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 [101.6]		
	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)		



# **EIA STANDARD CAPACITANCE VALUES**

Following EIA standard, the values and multiples that are indicated in the chart below can be ordered. E48, E96 series and intermediary values are available upon request.

E6 (± 20%)	E12 (± 10%)	E24 (± 5%)
		10
10	10	11
10	12	12
	12	13
	45	15
1 -	15	16
15	40	18
	18	20
	22	22
22	22	24
22	27	27
	21	30
	22	33
22	33	36
33	20	39
	39	43
	47	47
47	47	51
47	50	56
	56	62
		68
	68	75
68	02	82
	82	91

# PART MARKING VOLTAGE CODES

Use the following voltage code chart for part markings:

Voltage (V)	Code	Letter code
25	250	A
40	400	В
50	500	С
63	630	D
100	101	Е
200	201	G
250	251	Н
400	401	K
500	501	L
1,000	102	М
2,000	202	Р
3,000	302	R
4,000	402	S
5,000	502	T
7,500	752	U
10,000	103	W

# **EIA CAPACITANCE CODE**

The capacitance is expressed in three digit codes and in units of pico Farads (pF). The first and second digits are significant figures of the capacitance value and the third digit identifies the multiplier.

For capacitance value < 10pF, R designates a decimal point. See examples below:

EIA code	Capacitance value			
	in pF	in nF	in $\mu$ F	
2R2	2.2	0.0022	0.0000022	
6R8	6.8	0.0068	0.0000068	
220	22	0.022	0.000022	
470	47	0.047	0.000047	
181	180	0.18	0.00018	
221	220	0.22	0.00022	
102	1,000	1	0.001	
272	2,700	2.7	0.0027	
123	12,000	12	0.012	
683	68,000	68	0.068	
124	120,000	120	0.12	
564	560,000	560	0.56	
335	3,300,000	3,300	3.3	
825	8,200,000	8,200	8.2	
156	15,000,000	15,000	15	
686	68,000,000	68,000	68	
107	100,000,000	100,000	100	
227	220,000,000	220,000	220	

# PART MARKING TOLERANCE CODES

Use the following tolerance code chart for part markings:

Tolerance	Letter code
±0.25pF	CU
±0.5pF	DU
±1pF	FU
± 1%	F
±2%	G
±5%	J
± 10%	K
±20%	М

## **RELIABILITY LEVELS**

Exxelia proposes different reliability levels for the ceramic capacitors for both NPO and X7R ceramics.

