
High Temperature Chips Capacitors



FEATURES

- Multilayer Chips Ceramic Capacitors for operating temperature up to 250° C
- Size 0402 to 3040
- NPO and X7R dielectrics
- ullet Capacitance range: 1pF to 8.2 μ F
- \bullet Voltage range: 16 $\rm V_{DC}$ to 100 $\rm V_{DC}$

PHYSICAL CHARACTERISTICS

CONSTRUCTION

Bare chips capacitors for surface mounting with optional nickel barrier and tinning.

MARKING (clear or coded)

Capacitance value (not available on sizes 0402 and 0403).

ELECTRICAL SPECIFICATIONS

Description	NPO	X7R
Operating temperature	−55° C to +250° C	−55° C to +250° C
Rated voltage	16 V_{DC} to 500 V_{DC}	16 V_{DC} to 500 V_{DC}
Dielectric withstanding voltage @ 20° C	$2.5~U_{RC}~for~U_{RC} < 500~V_{DC} \\ 1.5~U_{RC}~for~U_{RC} = 500~V_{DC}$	$2.5~U_{RC}$ for $U_{RC} < 500~V_{DC}$ $1.5~U_{RC}$ for $U_{RC} = 500~V_{DC}$
Capacitance	@ 1MHz for $C \le 1,000pF$ @ 1kHz for $C > 1,000pF$	@ 1MHz for $C \le 100pF$ @ 1kHz for $C > 100pF$
Dissipation factor @ 20° C	\leq 0.015 (150/C + 7)% @ 1MHz for C \leq 50pF \leq 0.15% @ 1MHz for 50pF < C \leq 1,000pF \leq 0.15% @ 1kHz for C > 1,000pF	\leq 2.5% @ 1MHz for C \leq 100 pF \leq 2.5% @ 1kHz for C $>$ 100 pF
Dissipation factor @ 200° C	$ \leq 0.03 \ \{150/C + 7\}\% \ @ \ 1 \text{MHz} $ $ \text{for } C \leq 50 \text{pF} $ $ \leq 0.3\% \ @ \ 1 \text{MHz} $ $ \text{for } 50 \text{pF} < C \leq 1,000 \text{pF} $ $ \leq 0.3\% \ @ \ 1 \text{kHz} \text{ for } C > 1,000 \text{pF} $	\leq 1.5% @ 1MHz for C \leq 100pF \leq 1.5% @ 1kHz for C $>$ 100pF
Dissipation factor @ 220° C	$ \leq 0.03 \left\{ 150/C + 7 \right\} \% @ 1 \text{MHz} $ $ \text{for } C \leq 50 \text{pF} $ $ \leq 0.3\% @ 1 \text{MHz} $ $ \text{for } 50 \text{pF} < C \leq 1,000 \text{pF} $ $ \leq 0.3\% @ 1 \text{kHz} \text{ for } C > 1,000 \text{pF} $	\leq 0.5% @ 1MHz for C \leq 100pF \leq 0.5% @ 1kHz for C $>$ 100pF
Dissipation factor @ 250° C	$ \leq 0.03 \left(150/C + 7\right)\% @ 1 \text{MHz} $ $ \text{for C} \leq 50 \text{pF} $ $ \leq 0.3\% @ 1 \text{MHz} $ $ \text{for 50pF} < C \leq 1,000 \text{pF} $ $ \leq 0.3\% @ 1 \text{kHz for C} > 1,000 \text{pF} $	$\leq 0.5\%$ @ 1MHz for C $\leq 100 pF$ $\leq 0.5\%$ @ 1kHz for C $> 100 pF$
Insulation resistance @ 20° C under U _{RC}	\geq 100,000M Ω or \geq 1,000M Ω . μ F (whichever is less)	\geq 100,000M Ω or \geq 1,000M Ω , μ F (whichever is less)
Insulation resistance @ 200° C under U _{RC}	\geq 1,000M Ω or \geq 20M Ω . μ F (whichever is less)	\geq 1,000M Ω or \geq 10M Ω μ F (whichever is less)
Insulation resistance @ 220° C under U _{RC}	\geq 800M Ω or \geq 8M Ω , μ F (whichever is less)	\geq 200M Ω or \geq 4M Ω , μ F (whichever is less)
Insulation resistance @ 250° C under U _{RC}	\geq 200M Ω or \geq 2M Ω , μ F (whichever is less)	$\geq 100 \text{M}\Omega \text{ or } \geq 1 \text{M}\Omega.\mu\text{F}$ (whichever is less)
Ageing	None	\leq 2.5% per decade hour


HOW TO ORDER

CNC	2	11							
CN :	2X	0805	С	w	М	47nF	10%	100 V	S8
CN !	5X	0805							
Series	Series		Terminations	RoHS compliant	Marking	Capacitance	Tolerance	Rated voltage @ 20° C	Packaging
Operating tempe Up to 200° (19 = 0402 17 = 0403 14 = 0603 03 = 0805 08 = 1206 11 = 1210 20 = 1812 28 = 1825 30 = 2220 25 = 2225 33 = 3030 40 = 3040	For working temperature up to 2 Up to size 1210 for X7R and 2220 E	for NPO + Ni olytic Sn + Ni olytic Sn Ni + Au	-= no marking M = Marking: capacitance value clear or coded (not available on sizes 0.402 and 0.403)	Capacitance value in clear	$\begin{array}{c} & \underline{NP0:}\\ \text{cap. value} \leq 12\text{pF}\\ & \pm 0.25\text{pF}\\ \text{cap. value} \leq 8.2\text{pF}\\ & \pm 0.5\text{pF}\\ & \pm 1\text{pF}\\ \text{cap. value} > 22\text{pF}\\ & \pm 1\%\\ \text{cap. value} > 12\text{pF}\\ & \pm 2\%\\ \text{cap. value} > 8.2\text{pF}\\ & \pm 5\%\\ & \pm 10\%\\ \text{cap. value} > 3.9\text{pF} \end{array}$	16V 25 V 50 V 100 V	-= Exxelia packaging S8* = available for 0402 to 1210 sizes. S12* = available for 1812 to 2220 sizes. BA* = available for 0402 to 2220 sizes. * not available with E, EW terminations see page XX
				+ Sn Polymer + Au			±20% X7R: ±10% ±20%		

High Temperature Chips Capacitors

CE/CN Series

DIMENSIONS in inches (mm)



L, W, T, for tinned chips (option E, EW, H, or HW): +0.02" (+0.5mm)

STANDARD RATINGS

		Size			04	02	04	03	06	03	08	05	12	:06	12	10				
			L		0.039 ±			± 0.004 : 0.1)	0.063 = (1.6 ±	± 0.006 : 0.15)		± 0.012 : 0.3)		± 0.01 = 0.25)		± 0.016 ± 0.4)				
sions (mm)		,	N		0.02 ± 0.004 (0.5 ± 0.1)						0.03 ±		0.032 ± 0.006 (0.8 ± 0.15)		0.049 ± 0.008 (1.25 ± 0.2)		0.063 ± 0.006 (1.6 ± 0.15)		0.098 ± 0.012 (2.5 ± 0.3)	
Dimensions inches (mm)		i	a		0.00 ² (0.1)			4 min) min	0.012 ± (0.3 =			= 0.012 ± 0.3)		± 0.012 ± 0.3)		± 0.016 ± 0.4)				
		Tm	nax.		0.0 (0.)32 .8)		04 1))52 .3)		063 6))71 .8)				
	D	ielectri	С		NPO	X7R	NPO	X7R	NPO	X7R	NPO	X7R	NPO	X7R	NPO	X7R				
	Min. 20°C	Capa. v 200°C	alue 220°C	250°C	1pF	10pF	1pF	10pF	1pF	10pF	1pF	10pF	1pF	100pF	10pF	180pF				
(U _{RC})	16V	8V	5V	3V	270pF	15nF	820pF	47nF	2.7nF	120nF	12nF	470nF	22nF	1.2µF	56nF	2.2µF				
Rated voltage (U _{RC})	25V	12V	8V	5V	180pF	5.6nF	470pF	18nF	1.8nF	56nF	6.8nF	220nF	15nF	680nF	39nF	1µF				
Rated \	50V	25V	16V	10V	82pF	3.9nF	330pF	12nF	820pF	33nF	3.3nF	120nF	6.8nF	270nF	18nF	560nF				
	100V	50V	25V	16V	39pF	1.2nF	120pF	3.3nF	330pF	12nF	1.5nF	39nF	3.9nF	120nF	8.2nF	220nF				
		Size			18	12	18	25	22	20	22	25	30	130	30	40				
			L		0.177 : (4.5 ±		0.177 = (4.5 =	± 0.020 ± 0.5)		± 0.02 ± 0.5)	0.224 (5.7 :	± 0.02 ± 0.5)		± 0.02 ± 0.5)	0.299 (7.6 ±	± 0.02 ± 0.5)				
Dimensions inches (mm)		1	W		0.126 ± (3.2 ±			± 0.020 ± 0.5)		± 0.02 : 0.5)	0.250 : (6.35	± 0.020 ± 0.5)		± 0.02 ± 0.5)		± 0.02				
Dimen			а		0.024 ± (0.6 ±			± 0.020 ± 0.4)	0.024 = (0.6 =	± 0.016 ± 0.4)		± 0.020 ± 0.4)		± 0.016 ± 0.4)		± 0.016 ± 0.4)				
		Tm	nax.		0.0 (1.		0.0 (1)71 .8))71 .8))79 2)		079 2)	0.0 ;))79 2)				
		ielectri			NP0	X7R	NPO	X7R	NPO	X7R	NPO	X7R	NPO	X7R	NPO	X7R				
	_	Capa. v	alue 220°C	250°C	47pF	470pF	100pF	1nF	100pF	1.2nF	150pF	1.5npF	390pF	4.7nF	680pF	8.2nF				
'U _{RC})	16V	8V	5V	3V	82nF	4.7μF	150nF	2.7µF	180nF	10μF	180nF	4.7μF	330nF	6.8µF	470nF	8.2µF				
Rated voltage (U _{RC})	25V	12V	8V	5V	39nF	2.2µF	82nF	2.2µF	82nF	4.7μF	100nF	3.9µF	180nF	3.9µF	270nF	5.6µF				
atedve	50V	25V	16V	10V	27nF	1.2μF	56nF	1.5µF	56nF	2.7μF	68nF	2.2µF	120nF	2.7µF	150nF	3.9µF				
~	100V	50V	25V	16V	15nF	470nF	22nF	820nF	33nF	1µF	33nF	1.2µF	56nF	1.5µF	82nF	2.2µF				

Available capacitance values:

NPO: E6, E12, E24, E48, E96 (see page xx). Specific values upon request.

 $X7R: E6, E12, E24 \\ \{see page xx\}. Specific values upon request. \\$ The above table defines the standard products, other components may be built upon request.



General Information

High temperature capacitors are made of class 1 or class 2 ceramic dielectrics featuring special compositions based upon high purity oxides to reduce ionic conduction inherent to the presence of atoms such as sodium.

In addition, all quality controls carried out at intermediate and final production stages (lot acceptance test under U_{RC} and insulation resistance measurement at operating temperature) are the assurance of enhanced reliability.

High temperature capacitors include:

- chip class 1 (CEC 203 to CEC 233) and class 2 (CNC 203 to 233),
- encapsulated radial leads class 1 and 2 (TCE / TCN 201 to 204),
- encapsulated axial leads class 1 and 2 (TCE / TCN 252 to 254),
- selfprotected radial leads class 1 and 2 (TCE / TCN 212 to 216) and radial leads class 1 and 2 (TCE / TCN 263).

Mechanical stress is eliminated with replacement of epoxy by selfprotected ceramic. This also allows the increase of the capacitance ranges and improves the reliability.


- high voltage varnished capacitors (TCH 279 to 285)
- high capacitance value SCT Series.

They are highly recommended for operation at temperatures of up to 200°C. Capacitors specifically designed for higher operating temperatures (e.g. TCE / TCN 212 to 216 and TCE / TCN 263 to 266) are also available.


High temperature capacitors are made of class 1 or class 2 ceramic dielectrics featuring special compositions based upon high purity oxides to reduce ionic conduction inherent to the presence of atoms such as sodium.

In addition, all quality controls carried out at intermediate and final production stages (lot acceptance test under 0.5 U_{RC} and insulation resistance measurement at 200°C) are the assurance of enhanced reliability.


NPO: TYPICAL CAPACITANCE VARIATION VERSUS TEMPERATURE




NPO: TYPICAL INSULATION RESISTANCE VERSUS TEMPERATURE




X7R: TYPICAL CAPACITANCE VARIATION VERSUS TEMPERATURE





X7R: TYPICAL INSULATION RESISTANCE VERSUS TEMPERATURE




General Information













Ceramic Capacitors Technology

MLCC STRUCTURE



EQUIVALENT CIRCUIT

Capacitor is a complex component combining resistive, inductive and capacitive phenomena. A simplified schematic for the equivalent circuit is:



DIELECTRIC CHARACTERISTICS

Insulation Resistance (IR) is the resistance measured under DC voltage across the terminals of the capacitor and consists principally of the parallel resistance shown in the equivalent circuit. As capacitance values and hence the area of dielectric increases, the IR decreases and hence the product (C x IR) is often specified in Ω .F or $M\Omega.\mu$ E.

The Equivalent Series Resistance (ESR) is the sum of the resistive terms which generate heating when capacitor is used under AC voltage at a given frequency (f).

Dissipation factor (DF) is the ration of the apparent power input will turn to heat in the capacitor:

$DF = 2\pi \, f \, C \, ESR$

When a capacitor works under AC voltage, **heat power loss (P)**, expressed in Watt, is equal to:

$P = 2\pi f C V rms^2 DF$

The series inductance (Ls) is due to the currents running through the electrodes. It can distort the operation of the capacitor at high frequency where the impedance (Z) is given as:

$$Z = Rs + j (Ls.\omega - 1/(C.\omega))$$
 with $\omega = 2\pi f$

When frequency rises, the capacitive component of capacitors is gradually canceled up to the resonance frequency, where:

Z = Rs and $LsC.\omega^2 = 1$

Above this frequency the capacitor behaves like an inductor.

	P100	NPO	N2200 (C4xx)	вх	2C1	X7R	
Dielectric material	Porcelain	Magnesium titanate or Neodynium baryum titanate	Barium zirconate titanate	Barç	Baryum titanate (BaTiO ₃)		
Dielectric constant	15 – 18	20 – 85	450	2,000 – 5,000			
Electrode technology	PME (Precious Metal Electrodes): Ag/Pd						
Capacitance variation between –55° C and +125/° C without DC voltage	(400 + 30) #6	(0 + 20)	(-2,200±500) ppm/°C	±15%	±20%	±15%	
Capacitance variation between –55° C and +125/° C with DC rated voltage	(100±30)ppm/°C	(0±30)ppm/°C	0 -15%	15% –25%	20% –30%	Not applicable	
Piezo-electric effect		None	None	Yes			
Dielectric absorption		None	Few %	Few %			
Thermal shock sensitive		+	+	++			


Ceramic Capacitors Technology

MANUFACTURING STEPS



A slurry, a mix of ceramic powder, binder and solvents, is poured onto conveyor belt inside a drying oven, resulting in a dry ceramic sheet.

TERMINATIONS



ELECTRODE SCREEN PRINTING

The electrode ink, made from a metal powder mixed with solvents, is printed onto the ceramic sheets using a screen printing process.

SINTERING



STACKING


The sheets with electrode printed are stacked to create a multilayer structure.



Each terminal of the capacitor is dipped in the termination ink, mix of metal powder, solvents and glass frit and the parts are fired in an oven.



The parts are sintered in an oven with a precise temperature profile which is very important to the characteristics of the capacitors.




PRESSING

Pressure is applied to the stack to fuse all the separate layers, this created a monolithic structure.












Stacking + leads soldering + encapsulation [see pages 10-11]





SMD TERMINATIONS

						Re	ecommended n	nounting proce	ss		
NON RoHS Compliant	Code	Rohs Compliant	Code	Magnetic	Epoxy bonding	Iron soldering	Wave soldering	Vapor phase soldering	Infrared soldering	Wire bonding	Storage (months)*
Ag	Q	Ag	QW/P	No	•	•	•	•			18
Ag/Pd/Pt	-	Ag/Pd/Pt	W/A	No	•	•	•				24
Ag + Ni + dipped Sn/Pb 60/40	T**	-	-	No		•	•	•	•		24
Ag/Pd/Pt + dipped Sn/Pb 60/40	н	Ag/Pd/Pt + dipped Sn	нw	No		•					24
Ag + Ni + electrolytic Sn/Pb 95/5	С	Ag + Ni + electrolytic Sn	CW/S	Yes		•	•	•	•		18
Ag + Ni + electrolytic Sn/Pb 60/40	D	-	-	Yes		•	•	•	•		18
-	-	Ag + Cu + electrolytic Sn	С	No		•	•	•	•		18
Ag + Ni + dipped Sn/Pb 60/40	E	Ag + Ni + electrolytic Sn	EW	Yes		•	•				24
Ag + Ni + Au	G	Ag + Ni + Au	GW	Yes	•	•	•	•	•	•	36
Ag + Polymer + Ni + Sn/Pb 95/5	YC	Ag + Polymer + Ni + Sn	YCW	Yes		•	•	•	•		18
Ag + Polymer + Ni + Sn/Pb 60/40	YD	-	-	Yes		•	•	•	•		18
Ag + Polymer + Ni + Au	YG	Ag + Polymer + Ni + Au	YGW	Yes	•	•	•	•	•	•	36

Nickel (Ni) or Copper (Cu) barriers amplify thermal shock and are not recommended for chip sizes larger than 3030.

SMD ENVIRONMENTAL TESTS

Ceramic chip capacitors for SMD are designed to meet test requirements of **CECC 32100** and **NF C 93133** standards as specified below in compliance with NF C 20700 and IEC 68 standards:

- Solderability: **NF C 20758,** 260° C, bath 62/36/2.
- Adherence: 5N force.
- Vibration fatigue test: NF C 20706, 20 g, 10 Hz to 2,000 Hz, 12 cycles of 20 minutes each.
- Rapid temperature change: NF C 20714, -55° C to $+125^{\circ}$ C, 5 cycles.
- Combined climatic test: IEC 68-2-38.
- Damp heat: **NF C 20703,** 93 %, H.R., 40° C.
- Endurance test: 1,000 hours, 1.5 U_{RC} , 125° C.

STORAGE OF CHIP CAPACITORS

STORAGE IN INDUSTRIAL ENVIRONMENT:

- 2 years for tin dipped chip capacitors,
- 18 months for tin electroplated chip capacitors,
- 2 years for non tinned chip capacitors,
- 3 years for gold plated chip capacitors.

STORAGE IN CONTROLLED NEUTRAL NITROGEN ENVIRONMENT:

- 4 years for tin dipped or electroplated chip capacitors,
- 4 years for non tinned chip capacitors,
- 5 years for gold plated chip capacitors.


Storage duration should be considered from delivery date and not from batch manufacture date. The tests carried out at final acceptance stage (solderability, susceptibility to solder heat) enable to assess the compatibility to surface mounting of the chips.



^{*} Storage must be in a dry environment at a temperature of 20° C with a relative humidity below 50%, or preferably in a package enclosing a desiccant.

^{**} Maintenance only.


LEAD STYLES







SOLDERING ADVICES FOR REFLOW SOLDERING



Large chips above size 2225 are not recommended to be mounted on epoxy board due to thermal expansion coefficient mismatch between ceramic capacitor and epoxy. Where larger sizes are required, it is recommended to use components with ribbon or other adapted leads so as to absorb thermo-mechanical strains.

Dimensions			Reflow s	oldering			Wave soldering					
in inches (in mm)	ı	1	ı	2	Ų	3	ı	1	ı	2	ļ	3
0402	0.043	[1.1]	0.035	(0.9)	0.012	(0.3)	0.043	[1.1]	0.047	[1.2]	0.012	(0.3)
0403	0.055	[1.4]	0.035	(0.9)	0.012	(0.3)	0.055	[1.4]	0.047	[1.2]	0.012	(0.3)
0504	0.063	[1.6]	0.051	[1.3]	0.016	(0.4)	0.063	[1.6]	0.063	[1.6]	0.016	(0.4)
0603	0.055	[1.4]	0.059	[1.5]	0.02	(0.5)	0.055	[1.4]	0.071	[1.8]	0.02	(0.5)
0805	0.073	[1.85]	0.065	[1.65]	0.024	(0.6)	0.073	[1.85]	0.077	[1.95]	0.024	(0.6)
0907	0.094	[2.4]	0.065	[1.65]	0.035	(0.9)	0.094	[2.4]	0.077	[1.95]	0.035	(0.9)
1005	0.073	[1.85]	0.067	[1.7]	0.039	[1]	0.073	[1.85]	0.079	(2)	0.039	[1]
1206	0.083	[2.1]	0.067	[1.7]	0.059	[1.5]	0.083	[2.1]	0.079	(2)	0.059	[1.5]
1210	0.118	(3)	0.069	[1.75]	0.059	[1.5]	0.118	(3)	0.081	(2.05)	0.059	[1.5]
1605	0.073	[1.85]	0.071	[1.8]	0.087	(2.2)	0.073	[1.85]	0.083	[2.1]	0.087	[2.2]
1806	0.087	[2.2]	0.073	[1.85]	0.102	(2.6)	0.087	[2.2]	0.085	(2.15)	0.102	(2.6)
1812	0.152	(3.85)	0.073	[1.85]	0.102	(2.6)	0.152	(3.85)	0.085	(2.15)	0.102	(2.6)
1825	0.281	(7.15)	0.073	[1.85]	0.102	(2.6)	0.281	(7.15)	0.085	(2.15)	0.102	[2.6]
2210	0.13	(3.3)	0.079	(2)	0.146	(3.7)	0.13	(3.3)	0.091	[2.3]	0.146	(3.7)
2220	0.228	[5.8]	0.079	(2)	0.146	(3.7)	0.228	(5.8)	0.091	(2.3)	0.146	(3.7)
2225	0.281	(7.15)	0.079	[2]	0.146	(3.7)	0.281	(7.15)	0.091	[2.3]	0.146	(3.7)

RECOMMENDED FOOTPRINT FOR SMD CAPACITORS


Ceramic is by nature a material which is sensitive both thermally and mechanically. Stresses caused by the physical and thermal properties of the capacitors, substrates and solders are attenuated by the leads.

Wave soldering is unsuitable for sizes larger than 2220 and for the higher ends of capacitance ranges due to possible thermal shock (capacitance values given upon request).


Infrared and vapor phase reflow, are preferred for high reliability applications as inherent thermo-mechanical strains are lower than those inherent to wave soldering.

Whatever the soldering process is, it is highly recommended to apply a thermal cycle, see hereafter our recommended soldering profile:


RECOMMENDED VAPOR PHASE REFLOW PROFILE



RECOMMENDED IR REFLOW PROFIL



RECOMMENDED WAVE SOLDERING PROFILE



SOLDERING ADVICES FOR IRON SOLDERING

Attachment with a soldering iron is discouraged due to ceramic brittleness and the process control limitations. In the event that a soldering iron must be used, the following precautions should be observed:

- Use a substrate with chip footprints big enough to allow putting side by side
 one end of the capacitor and the iron tip without any contact between this tip
 and the component,
- place the capacitor on this footprint,
- heat the substrate until the capacitor's temperature reaches 150° C minimum (preheating step, maximum 1°C per second),
- place the hot iron tip (a flat tip is preferred) on the footprint **without touching the capacitor.** Use a regulated iron with a 30 watts maximum power. The recommended temperature of the iron is 270 \pm 10° C. The temperature gap between the capacitor and the iron tip must not exceed 120° C,

- leave the tip on the footprint for a few seconds in order to increase locally the footprint's temperature,
- use a cored wire solder and put it down on the iron tip. In a preferred way use Sn/Pb/Ag 62/36/2 alloy,
- wait until the solder fillet is formed on the capacitor's termination,
- take away iron and wire solder,
- wait a few minutes so that the substrate and capacitor come back down to the preheating temperature,
- solder the second termination using the same procedure as the first,
- let the soldered component cool down slowly to avoid any thermal shock.

PACKAGING

TAPE AND REEL

The films used on the reels correspond to standard IEC 60286-3. Films are delivered on reels in compliance with document IEC 286-3 dated 1991.

Minimum quantity is 250 chips.


Maximum quantities per reel are as follows:

- Super 8 reel 0 180: 2,500 chips.
- Super 8 reel 0 330: 10,000 chips.
- Super 12 reel 0 180: 1,000 chips.

Reel marking complies with CECC 32100 standard:

- Model.
- Rated capacitance.
- Capacitance tolerance.
- Rated voltage.
- Batch number.

TRAY PACKAGES



DIMENSIONAL CHARACTERISTICS OF CHIPS TRAY PACKAGES

C:	Nr. of chips/	Outsucted abins	Dimensions in inches (in mm)						
Sizes	package	Oriented chips	A	В	С	D	E		
0402	100	No		0.112 3.02]	0.065 (1.65)	0.167 (4.24)	2 (50.8)		
0403	100	No		0.112 3.02)	0.065 (1.65)	0.167 (4.24)	2 (50.8)		
0504	100	Yes	0.059 (1.5)	0.045 (1.14)	0.035 (0.89)	0.167 (4.24)	2 (50.8)		
0603	340	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)		
0805	100	Yes	0.1 (2.54)	0.06 (1.52)	0.045 (1.14)	0.167 (4.24)	2 (50.8)		
1206	100	No	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)		
1210	100	Yes	0.14 (3.56)	0.14 (3.56)	0.06 (1.52)	0.167 (4.24)	2 (50.8)		
1812	100	No	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 (101.6)		
1012	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)		
2220	100	Yes	0.25 (6.35)	0.25 (6.35)	0.13 (3.3)	0.345 (8.76)	4 [101.6]		
	25	Yes	0.24 (6.1)	0.265 (6.73)	0.07 (1.78)	0.345 (8.76)	2 (50.8)		



EIA STANDARD CAPACITANCE VALUES

Following EIA standard, the values and multiples that are indicated in the chart below can be ordered. E48, E96 series and intermediary values are available upon request.

E6 (± 20%)	E12 (± 10%)	E24 (± 5%)
		10
10	10	11
10	12	12
	12	13
	45	15
1 -	15	16
15	40	18
	18	20
	22	22
22	22	24
22	27	27
	27	30
,	22	33
22	33	36
33	20	39
	39	43
	47	47
47	47	51
47		56
	56	62
		68
	68	75
68	02	82
	82	91

PART MARKING VOLTAGE CODES

Use the following voltage code chart for part markings:

Voltage (V)	Code	Letter code	
25	250	A	
40	400	В	
50	500	С	
63	630	D	
100	101	Е	
200	201	G	
250	251	Н	
400	401	K	
500	501	L	
1,000	102	М	
2,000	202	Р	
3,000	302	R	
4,000	402	S	
5,000	502	T	
7,500	752	U	
10,000	103	W	

EIA CAPACITANCE CODE

The capacitance is expressed in three digit codes and in units of pico Farads (pF). The first and second digits are significant figures of the capacitance value and the third digit identifies the multiplier.

For capacitance value < 10pF, R designates a decimal point. See examples below:

FIA	Capacitance value							
EIA code	in pF	in nF	in μ F					
2R2	2.2	0.0022	0.0000022					
6R8	6.8	0.0068	0.0000068					
220	22	0.022	0.000022					
470	47	0.047	0.000047					
181	180	0.18	0.00018					
221	220	0.22	0.00022					
102	1,000	1	0.001					
272	2,700	2.7	0.0027					
123	12,000	12	0.012					
683	68,000	68	0.068					
124	120,000	120	0.12					
564	560,000	560	0.56					
335	3,300,000	3,300	3.3					
825	8,200,000	8,200	8.2					
156	15,000,000	15,000	15					
686	68,000,000	68,000	68					
107	100,000,000	100,000	100					
227	220,000,000	220,000	220					

PART MARKING TOLERANCE CODES

Use the following tolerance code chart for part markings:

Tolerance	Letter code
±0.25pF	CU
±0.5pF	DU
±1pF	FU
±1%	F
±2%	G
±5%	J
± 10%	K
±20%	М

RELIABILITY LEVELS

Exxelia proposes different reliability levels for the ceramic capacitors for both NPO and X7R ceramics.

